Re: [HPDD-discuss] [PATCH v2 1/2] staging: rtl8723au: core: avoid bitwise arithmetic with forced endianness

You're CC'ing all the lustre people on this by mistake. Can we find which patch introduced this bug, and add a Fixes: tag and CC whoever introduced it? Please, resend with the correct CC list. regards, dan carpenter